

## General Description

The MY7409 is the single P-Channel logic enhancement mode power field effect transistors to provide excellent  $R_{DS(on)}$ , low gate charge and low gate resistance.





## Features

$V_{DS}$	-30	X
$I_D$	-32	C
$T_{FUT}$	12.5	o á
$T_{FUT}$	22	o á

## Application

- Battery protection
- Load switch
- Uninterruptible power supply
- DC/DC Converter



## Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY7409	PDFN3*3-8L	MY7409	5000

## Absolute Maximum Ratings ( $T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-30	V
$V_{GS}$	Gate-Source Voltage	+20	V
$I_D@T_A=25^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS}$ @ 10V	-32	A
$I_D@T_A=70^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS}$ @ 10V	-23	A
IDM	Pulsed Drain Current <sup>1</sup>	-80	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation	3.57	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$
Rthj-c	Maximum Thermal Resistance, Junction-case	6	$^\circ\text{C/W}$
Rthj-a	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	35	$^\circ\text{C/W}$


Electrical Characteristics ( $T_j=25\text{ }^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	-	-	V
$R_{DS(ON)}$	Static Drain-Source On- Resistance <sup>2</sup>	$V_{GS}=-10V, I_D=-20A$	-	12.5	15	m $\Omega$
		$V_{GS}=-4.5V, I_D=-10A$	-	22	26	m $\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.2	1.6	-2.0	V
$g_{fs}$	Forward Transconductance	$V_{DS}=-10V, I_D=-6A$	-	15	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=-30V, V_{GS}=0V$	-	-	-1	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge	$I_D=-6A$ $V_{DS}=-15V$ $V_{GS}=-4.5V$	-	15	24	nC
$Q_{gs}$	Gate-Source Charge		-	3	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge		-	8	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=-15V$ $I_D=-1A$ $R_G=3.3\Omega$ $V_{GS}=-10V$	-	12	-	ns
$t_r$	Rise Time		-	7.5	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	39	-	ns
$t_f$	Fall Time		-	21	-	ns
$C_{iss}$	Input Capacitance	$V_{GS}=0V, V_{DS}=-15V, f=1.0MHz.$ $I_S=-6A, V_{GS}=0V, dI/dt=100A/\mu s$	-	1260	2000	pF
$C_{oss}$	Output Capacitance		-	245	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	210	-	pF
$t_{rr}$	Reverse Recovery Time		-	19	-	ns
$Q_{rr}$	Reverse Recovery Charge		-	10	-	nC


## Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test


**Typical Characteristics**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**




**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristic of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Switching Time Waveform**



**Fig 12. Gate Charge Waveform**

**Package Mechanical Data-DFN3\*3-8L-JQ Single**



Symbol	Common		
	mm		
	Mim	Nom	Max
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.20	0.30	0.40
c	0.10	0.152	0.25
D	3.15	3.30	3.45
D1	3.00	3.15	3.25
D2	2.29	2.45	2.65
E	3.15	3.30	3.45
E1	2.90	3.05	3.20
E2	1.54	1.74	1.94
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.59	0.69	0.89
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
t	0	0.075	0.13
Φ	10	12	14