

General Description

The MY005CNE5 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance.




: YUhi fYg

V_{DS}	30	V
I_D	80	A
$T_{FUTOP} @ V_{GS} = 10V$	>5.5	ns
$T_{FUTOP} @ V_{GS} = 4.5V$	>6.5	ns

Application

- Battery protection
- 5V regulator
- Motor driver



DUW Uj Y A Uf _]b[UbX CfXYf]b[-bZfa U]cb

DfcXi Wi-8	DUW	A Uf _]b[E lmfD7 Gl
MY005CNE5	PDFN5*6-8L	005DN	5€€€

5 Vgc`i hY`AU]a i a `FU]b[g`fh,1&) °C unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	80	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	68	A
I_{DM}	Pulsed Drain Current ²	216	A
EAS	Single Pulse Avalanche Energy ³	144.7	mJ
I_{AS}	Avalanche Current	53.8	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation ⁴	69	W
$P_D @ T_A = 25^\circ C$	Total Power Dissipation ⁴	5	W
T_{STG}	Storage Temperature Range	-55 to 175	°C
T_J	Operating Junction Temperature Range	-55 to 175	°C
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹ ($t \leq 10s$)	25	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	1.8	°C/W

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	---	---	V
ΔBV _{DSS} /ΔT _J	BVDSS Temperature Coefficient	Reference to 25 °C, I _D =1mA	---	0.0213	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =30A	---	4.3	5.5	mΩ
		V _{GS} =4.5V, I _D =15A	---	4.8	6.5	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.2	1.7	2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-5.73	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =24V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =30A	---	26.5	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.4	---	
Q _g	Total Gate Charge (4.5V)	V _{DS} =15V, V _{GS} =4.5V, I _D =15A	---	98	---	nC
Q _{gs}	Gate-Source Charge		---	11	---	
Q _{gd}	Gate-Drain Charge		---	21	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =15V, V _{GS} =10V, R _G =3.3 I _D =15A	---	17	---	ns
T _r	Rise Time		---	41	---	
T _{d(off)}	Turn-Off Delay Time		---	55	---	
T _f	Fall Time		---	66	---	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	5471	---	pF
C _{oss}	Output Capacitance		---	1628	---	
C _{rss}	Reverse Transfer Capacitance		---	1026	---	
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	130	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	520	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD} =25V,V_{GS} =10V,L=0.1mH,I_{AS} =53.8A
- 4.The power dissipation is limited by 175°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.
- 6.Package limitation current is 85A.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. Body Diode Forward Voltage




Figure 7. On-Resistance vs. Junction Temperature




Figure 8. Threshold Voltage vs. Junction Temperature




Figure 9. Transient Thermal Impedance




Figure 10. Safe operation area




Fig.11 Switching Time Waveform






Fig.12 Unclamped Inductive Switching Waveform

Package Mechanical Data-SOP-8



Recommended Minimum Pads